• allegro画完封装怎么老报错保存不了呢


    allegro画完封装怎么老报错保存不了呢

    在这里插入图片描述

    用allegro画封装的时候,出现上图报错的时候,可以看下报错的原因的是什么?
    图示,显示的duplicate pin number ,意思是多余的pin number,检查是不是有多余的pin number ,删除或者改个pin number就可以了
    This section is describe what the function allegro have ,helpfully could let user know more about allegro
    Allegro Design and Analysis includes design authoring
    PCB layout and Library and Design Data Management
    With. It can ensure the end-to-end design of PCB with high quality and efficiency
    Realize smooth data transfer between tools, shorten PCB design cycle, and shorten product
    Market time

    1. Design authoring
      Provide a flexible logic constraint driven flow, management design rules, network hierarchy,
      Bus and differential pair.
      1.1.1 Main features and functions
      Through hierarchical and design “derivation” function, improve the original of complex design
      Map editing efficiency.
      Powerful CIS helps users quickly determine part selection and accelerate design flow
      And reduce project cost.
      1.2.1 Main features
      Schematic designers and PCB design engineers can work in parallel.
      Advanced design efficiency improves functions, such as copying the previous schematic design Select multiplexing with or by page.
      Seamless integration into pre simulation and signal analysis.
      1.2.2 Main Functions
      Provide schematic diagram and HDL/Verilog design input.
      Assign and manage high-speed design rules.
      Support netclasses, buses, extension networks and differential pairs.
      Powerful library creation and management functions
  • 相关阅读:
    Verilog的时间系统任务----$time、$stime、$realtime
    2023-10-08 mysql-代号m-增加外键导致crash-问题分析
    【测开方法论】追踪溯源
    强迫症福音!一个小技巧,让DALLE-3创作排列美学
    如何通过算法模型进行数据预测
    Shiro认证-SSM
    Ubuntu安装AndroidStudio
    RemObjects Elements多用途软件开发工具链
    Kafka消息队列
    C# +SQL 存储过程 实现系统数据权限审查AOP效果
  • 原文地址:https://blog.csdn.net/weixin_54787054/article/details/127605110