


xc7k325tffg900-2






`timescale 1ns/1ps
module sim_top;
reg clk_1G;
initial begin
clk_1G = 0;
end
always #0.5ns clk_1G = !clk_1G;
initial begin
#10us;
$finish;
end
endmodule

